Not getting noticed by recruiters?
Personalise & tailor resume for every job you apply
Visit any jobs page and click on magic cap button to generate a tailored resume from your regular resume
Use ChatGPT to customise your resume for every job that you apply to
Use AI to auto fill job forms
Ask for Referral for any job post

G Er
Senior Verification Engineer
About
G Senthil Kumar Er is a highly motivated and skilled VLSI Design Verification Engineer with a passion for cutting-edge technology. He is currently upskilling in System Verilog, UVM, Perl, Python, and R, with a focus on security severity for open-core hardware, edge AI/ML-IoT processors, and RISC-V processors. He is experienced in VLSI design and verification, electronics and communication, and computer science, with research skills in power-aware test data compression and decompression - EDT. G Senthil Kumar Er is currently a member of RISC-V International, where he is working with RISC-V Core. He has also worked as an assistant professor at Loyola-ICAM College of Engineering and Technology, where he experimented with new methods of teaching and learning processes, formed project groups for VLSI engineers, and worked as a team with students to execute socially relevant projects. G Senthil Kumar Er has a PhD in VLSI Testing from Kumaraguru College of Technology, a Master of Engineering in VLSI Design from Kongu Engineering College, and a Bachelor of Engineering in Electrical, Electronics, and Communications Engineering from R.M.D Engineering College. He also has a degree in Early Schooling from Bhaktavatsalam Vidyashram and Schooling from Little Holy Angels Matriculation Hr. Sec. School, Korattur. G Senthil Kumar Er has gained working skills in System Verilog/UVM with AXI, AHB, and APB Protocol, AXI and APB VIP, AHB UVC Development, Ethernet Switch, and Memory Controller/DMA Controller Verification during his time as an engineering student at VLSIGuru Training Institute. He has also developed UVC for AHB and APB protocols and functional verification using SV and UVM of AHB Interconnect, as well as register model development for USB Core. He has covered USB4 Protocol Learning, which includes USB Protocol, Link, Physical layers, Design implementation for all layers, and Testbench component coding for all layers. G Senthil Kumar Er is interested in RISC-V OpenHW TinyML Edge-AI/ML-IoT 5G, autonomous vehicle healthcare wireless domains, and is open to collaboration projects. He has a tech stack that includes AI, ML, research scientist, test, and Python. With 4.29 years of relevant experience, G Senthil Kumar Er is a valuable addition
Education Overview
• vlsiguru training institute
• kumaraguru college of technology
• kongu engineering college
• r.m.d engineering college
Companies Overview
• ignitarium
• riscv international
• vlsiguru training institute
• loyolaicam college of engineering and technology
• k.s.r. college of engineering
• rmk college of engineering technology
• hcl
Experience Overview
7.7 Years
Find anyone’s contact

Experience
No data found
Skills
Boost your visibility and stand out to employers with referrals from your LinkedIn connections.
Contact Details
Email (Verified)
gvsXXXXXXXXXXXXXXXXXXomMobile Number
+91XXXXXXXXXXEducation
No data found
Frequently asked questions
Find anyone’s contact and let Weekday reach out to them on your behalf
Start hiring nowStop manually filling job applications. Use AI to auto-apply to jobs
Look for jobs now